


297,00mm

41,00mm



CB L4 v1.3.1 - 0.5mm 5-Layer Board with Polyimide (UT901) Dielectric Layers and Blind Vias

Material Selection

Polyimide UT901
 Permittivity @ 100MHz:
 Permittivity @ 1GHz:
 Loss Tangent @ 100MHz:
 Loss Tangent @ 1GHz:
 Lead Free Assembly Compatible

Non-standard Tolerances

Holes sized 0.2mm may be plugged by plating. These are all vias.
 For them we do not care the finished hole sizes.

Solder resist colour: green
 Silkscreen print colour: white


Surface Finish

On top and bottom layer surfaces:
 electroless nickel immersion gold

Board Layer Stack

Cu 12um*	Prepreg (UT901-1080) 70um	01
Cu 37um	Prepreg (UT901-1080) 70um	02
	Core (UT901) 102um	
Cu 35um	Prepreg (UT901-1080) 70um	03
Cu 37um	Prepreg (UT901-1080) 70um	04
Cu 12um*	Prepreg (UT901-1080) 70um	05

Drill Layer-Pairs



Layer Name Gerber

Top Overlay	.gto
Top Solder Mask	.gts
Top Layer (PWR)	.gt1
Mid Layer 1 (PWR)	.g1
Mid Layer 2	.g2
Plane 2 (GND)	.gp2
Bottom Layer	.gb1
Bottom Solder Mask	.gbs
Bottom Overlay	.gbo
Bottom Paste Mask	.gbp
Board Outline	.gml

*37um final after plating
 Total Laminated Thickness: 0.5mm

Holes / Drilling

Drill files contain finished hole diameters
 Drilling layer pairs: 4-5, 3-5, 1-5

Board Outline

Contour routed with break-away tabs

Element Counts

(for reference only)

Components: 192
 Nets: 279
 Pads: 1488
 Tracks: 10837
 Polygons: 52
 Holes: 1111
 Vias: 1054

Controlled Impedance Reference

Diff. trace width/space on middle layer2 (stripline) 75 ohms +/- 10% : 0.100/0.100mm
 Diff. trace width/space on middle layer2 (stripline) 60 ohms +/- 10% : 0.150/0.100mm
 Diff. trace width/space on bottom layer (microstrip) 75 ohms +/- 10% : 0.125/0.100mm
 Diff. trace width/space on bottom layer (microstrip) 60 ohms +/- 10% : 0.200/0.100mm